

US009424920B2

(12) United States Patent Liu et al.

(54) MEMORY CELLS, METHODS OF FORMING MEMORY CELLS, AND METHODS OF PROGRAMMING MEMORY CELLS

(71) Applicant: **Micron Technology, Inc.**, Boise, ID (US)

(72) Inventors: **Jun Liu**, Boise, ID (US); **Gurtej S. Sandhu**, Boise, ID (US)

Salidad, Bolse, ID (OS)

(73) Assignee: **Micron Technology, Inc.**, Boise, ID (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/982,810

(22) Filed: Dec. 29, 2015

(65) Prior Publication Data

US 2016/0118118 A1 Apr. 28, 2016

Related U.S. Application Data

- (62) Division of application No. 14/173,096, filed on Feb. 5, 2014, now Pat. No. 9,257,648, which is a division of application No. 13/919,677, filed on Jun. 17, 2013, now Pat. No. 8,681,531, which is a division of application No. 13/034,031, filed on Feb. 24, 2011, now Pat. No. 8,488,365.
- (51) **Int. Cl.** *G11C 11/00* (2006.01) *G11C 13/00* (2006.01)
 (Continued)
- (52) **U.S. CI.**CPC *G11C 13/0069* (2013.01); *H01L 27/2409*(2013.01); *H01L 45/08* (2013.01); *H01L*45/1608 (2013.01); *G11C 2013/0073* (2013.01)

US 9,424,920 B2

Aug. 23, 2016

(56) References Cited

(10) **Patent No.:**

(45) Date of Patent:

U.S. PATENT DOCUMENTS

See application file for complete search history.

4,715,685 A 12/1987 Yaniv et al. 4,964,080 A 10/1990 Tzeng (Continued)

FOREIGN PATENT DOCUMENTS

CN 1339159 3/2002 CN 1444284 9/2003

(Continued)

OTHER PUBLICATIONS


U.S. Appl. No. 12/701,885, filed Feb. 8, 2010, Sandhu et al. (Continued)

Primary Examiner — Harry W Byrne (74) Attorney, Agent, or Firm — Wells St. John P.S.

(57) ABSTRACT

Some embodiments include methods in which a memory cell is formed to have programmable material between first and second access lines, with the programmable material having two compositionally different regions. A concentration of ions and/or ion-vacancies may be altered in at least one of the regions to change a memory state of the memory cell and to simultaneously form a pn diode. Some embodiments include memory cells having programmable material with two compositionally different regions, and having ions and/or ion-vacancies diffusible into at least one of the regions. The memory cell has a memory state in which the first and second regions are of opposite conductivity type relative to one another.

8 Claims, 19 Drawing Sheets



US 9,424,920 B2

Page 2

(51) Int. Cl.		7,679,812 E	2 3/2010	Sasagawa et al.
(51) Int. Cl. H01L 45/00	(2006.01)	7,687,793 E		Harshfield et al.
	,	7,687,840 E	2 3/2010	Shinmura
H01L 27/24	(2006.01)	7,696,077 E		
(5C) D. f	C'4. 1	7,700,935 E 7,727,908 E		Kim et al. Ahn et al.
(56) Refere	nces Cited	7,727,308 E 7,751,163 E		Duch et al.
U.S. PATEN	Γ DOCUMENTS	7,755,076 E		
0.5.1111211	i bocomercia	7,768,812 E		
5,049,970 A 9/199		7,772,580 E 7,777,215 E		Hofmann et al. Chien et al.
	Pazan et al.	7,799,672 E		Hashimoto et al.
) Johnson et al. Radius	7,838,861 E		Klostermann
-,,	? Torli et al.	7,842,991 E		Cho et al.
	Yang et al.	7,864,568 E 7,898,839 E		Fujisaki et al.
	Pascucci Frickie et al.	7,907,436 E		Maejima et al.
	Hsu et al.	7,910,909 E		Kim et al.
	Fibranz	7,948,784 E 7,990,754 E		Kajigaya Azuma et al.
	Ooishi	8,021,897 E		Sills et al.
	Rinerson et al. Hsu et al.	8,043,926 E		Cho et al.
	Perner et al.	8,048,755 E		Sandhu et al.
	Tran	8,094,477 E 8,098,520 E		Maejima Seigler et al.
	Tuttle	8,106,375 E		
	Chen et al. Rinerson et al.	8,114,468 E	2 2/2012	
	Perner et al.	8,124,968 E		
-,,	Hsu et al.	8,154,908 E 8,154,909 E		Maejima et al. Azuma et al.
	Kowalski et al. Hsu et al.	8,295,077 E		
	Jang	8,355,274 E		Arita et al.
6,950,369 B2 9/200	Kunikiyo et al.	8,411,477 E 8,427,859 E		Tang et al. Sandhu et al.
	Zhang et al.	8,431,458 E		
	Chen et al. Lowrey	8,436,414 E	2 5/2013	Tanaka et al.
	Rinerson et al.	8,536,556 E		Fukumizu
	Hsu et al.	8,537,592 E 8,542,513 E		Tang et al.
	Yamamura Perner et al.	8,611,121 E		Ahn et al.
	Walker et al.	8,652,909 E		Sills et al.
7,009,278 B2 3/2006		8,743,589 E 8,791,447 E		Sandhu et al. Liu et al.
	Aono et al.	8,854,863 E		
	Hsu et al. Celii et al.	2002/0018355 A	.1 2/2002	Johnson et al.
	Trispas et al.	2002/0034117 A		Okazawa Dennison
	Reohr et al.	2002/0079524 A 2002/0196695 A		Pascucci
	Lin et al. Rinerson et al.	2003/0031047 A		Anthony et al.
	Lee et al.	2003/0086313 A		Asao
	Schloesser et al.	2003/0174042 A 2003/0174570 A		Aono et al.
	Kurotsuchi et al. Rinerson et al.	2003/0171570 A		Fricke et al.
-1	Sugita et al.	2003/0218902 A		Perner et al.
7,180,160 B2 2/200°	Ferrant et al.	2003/0218929 A 2003/0223283 A		Fibranz Kunikiyo
	Trimberger	2003/0223283 A 2004/0002186 A		
	'Hsu et al. 'Pan et al.	2004/0090841 A	.1 5/2004	Perner et al.
	Scheuerlein et al.	2004/0100835 A		
- , ,	' Hsu	2004/0108528 A 2004/0124407 A		Hsu et al. Kozicki et al.
7,247,876 B2 7/200° 7,273,791 B2 9/200°	Lowrey Basceri et al.	2004/0188714 A		Scheuerlein
	Bascerr et al. Bru et al.	2004/0245547 A		
7,388,775 B2 6/2009	Bedeschi et al.	2005/0001257 A 2005/0014325 A		Schoelesser et al. Aono et al.
	Uhlenbrock et al.	2005/0014323 F 2005/0032100 A		Heath et al.
	B Kozicki et al. B Toda et al.	2005/0054119 A	.1 3/2005	Hsu et al.
7,465,675 B2 12/2009		2005/0128799 A		Kurotsuchi et al.
	Aono et al.	2005/0161747 A 2005/0174835 A		Lung et al. Rinerson et al.
	Kurotsichi et al. Aono et al.	2005/01/4833 A 2005/0205943 A		
	Rinerson et al.	2005/0243844 A	.1 11/2005	Aono et al.
7,544,987 B2 6/2009	Lu et al.	2005/0250281 A		Ufert et al.
	Wong et al.	2005/0269646 A		Yamada
	Vaartstra et al. Cho et al.	2005/0275003 A 2005/0287741 A		Shinmura Ding
	Celinska et al.	2006/0035451 A		
7,666,526 B2 2/2010	Chen et al.	2006/0046509 A	.1 3/2006	Gwan-Hyeob
7,671,417 B2 3/2010	Yoshida et al.	2006/0062049 A	.1 3/2006	Lee et al.

US 9,424,920 B2

Page 3

(56)	References Cited	i	2008/0251779 A1 2008/0258126 A1		Kakosehke et al.
U.S.	PATENT DOCUM	IENTS	2008/0259672 A1	10/2008 10/2008	Lung
2006/0007220 41	5/2006 D 11 /	1	2008/0303014 A1 2009/0014706 A1	12/2008 1/2009	Goux et al.
2006/0097238 A1 2006/0099813 A1	5/2006 Breuil et 5/2006 Pan et al.		2009/0014707 A1	1/2009	Lu et al.
2006/0104111 A1	5/2006 Tripsas et	al.	2009/0026436 A1		Song et al.
2006/0110878 A1	5/2006 Lung et a 7/2006 Hsu et al.		2009/0057640 A1 2009/0059644 A1		Lin et al. Kajigaya et al.
2006/0160304 A1 2006/0170027 A1	8/2006 Lee et al.		2009/0072217 A1	3/2009	Klostermann
2006/0171200 A1	8/2006 Rinerson	et al.	2009/0085121 A1 2009/0097295 A1		Park et al. Morimoto
2006/0181920 A1 2006/0215445 A1*	8/2006 Ufert	1 365/158	2009/0097293 AT 2009/0141547 AT		Jin et al.
2006/0258079 A1	11/2006 Lung et a		2009/0168495 A1	7/2009	
2006/0258089 A1	11/2006 Chung-Z		2009/0173930 A1 2009/0180309 A1	7/2009 7/2009	Yasuda et al.
2006/0274593 A1 2006/0284242 A1	12/2006 Kurotsuc 12/2006 Jo	hi et al.	2009/0180303 A1 2009/0207647 A1	8/2009	
2006/0286709 A1	12/2006 Lung et a		2009/0207681 A1	8/2009	Juengling
2007/0010082 A1 2007/0015330 A1	1/2007 Pinnow e 1/2007 Li et al.	t al.	2009/0218557 A1 2009/0250681 A1	9/2009 10/2009	Sato Smythe et al.
2007/0013330 A1 2007/0019923 A1	1/2007 Li et al. 1/2007 Sasagawa	ı et al.	2009/0261314 A1	10/2009	Kim et al.
2007/0034848 A1	2/2007 Liu		2009/0261343 A1 2009/0267047 A1	10/2009 10/2009	Herner et al. Sasago et al.
2007/0041235 A1 2007/0045615 A1	2/2007 Inoue 3/2007 Cho et al		2009/0267647 A1 2009/0268532 A1	10/2009	
2007/0048990 A1	3/2007 Zhuang e				Phatak et al 257/2
2007/0086235 A1	4/2007 Kim et al	•	2009/0272960 A1 2009/0272961 A1*		Srinivasan et al. Miller et al
2007/0109835 A1 2007/0120124 A1	5/2007 Hsu 5/2007 Chen et a	1.			Kumar et al
2007/0121369 A1	5/2007 Happ				French et al
2007/0123039 A1 2007/0132049 A1	5/2007 Elkins et 6/2007 Stipe	al.	2009/02/8109 A1 · 2009/0303780 A1		Phatak
2007/0152049 A1 2007/0165434 A1	7/2007 Lee et al.		2009/0315090 A1	12/2009	Weis et al.
2007/0167008 A1	7/2007 Hsu et al.		2009/0316467 A1 2009/0316474 A1	12/2009	Liu Cho et al.
2007/0171706 A1 2007/0173019 A1	7/2007 Fuji 7/2007 Ho et al.		2009/0317540 A1	12/2009	
2007/0176261 A1	8/2007 Lung		2009/0321878 A1		Koo et al.
2007/0210348 A1	9/2007 Song et a		2009/0323385 A1 2010/0003782 A1	1/2009	Scheurelein et al. Sinha et al.
2007/0224770 A1 2007/0231988 A1	9/2007 Nagashin 10/2007 Yoo et al.		2010/0008163 A1	1/2010	Liu
2007/0246795 A1	10/2007 Fang et a	<u>l.</u>	2010/0044666 A1*		Baek et al
2007/0257257 A1 2007/0258279 A1	11/2007 Cho et al 11/2007 Lung et a		2010/0046273 A1 2010/0061132 A1		Azuma et al. Fujisaki et al.
2007/0258279 A1 2007/0267675 A1	11/2007 Ethig et a		2010/0065836 A1	3/2010	Lee et al.
2007/0268739 A1	11/2007 Yoo et al.		2010/0072452 A1 2010/0084741 A1		Kim et al. Andres et al.
2007/0268742 A1 2007/0269683 A1	11/2007 Liu 11/2007 Chen et a	1.	2010/0085798 A1		Lu et al.
2007/0278578 A1	12/2007 Yoshida e	et al.	2010/0090187 A1		Ahn et al.
2007/0285965 A1 2007/0295950 A1	12/2007 Toda et a 12/2007 Cho et al		2010/0110759 A1 2010/0123542 A1		Jin et al. Vaithyanathan et al.
2008/0001172 A1	1/2008 Karg et a		2010/0135061 A1	6/2010	Li et al.
2008/0008642 A1	1/2008 Mori et a	l.	2010/0140578 A1 2010/0157657 A1		Tian et al. Rinerson et al.
2008/0012064 A1 2008/0013363 A1	1/2008 Park et al 1/2008 Kim et al		2010/0157658 A1		Schloss et al.
2008/0014750 A1	1/2008 Nagashin		2010/0163820 A1		
2008/0026547 A1 2008/0029754 A1	1/2008 Yin et al. 2/2008 Min et al		2010/0163829 A1 2010/0172171 A1		Wang et al. Azuma et al.
2008/0029734 A1 2008/0029842 A1	2/2008 Will et al 2/2008 Symancz		2010/0176368 A1	7/2010	Ko et al.
2008/0036508 A1	2/2008 Sakamoto		2010/0178729 A1 2010/0193758 A1		Yoon et al. Tian et al.
2008/0048165 A1 2008/0049487 A1	2/2008 Miyazaw 2/2008 Yoshimu		2010/0193758 A1 2010/0193761 A1		Amin et al.
2008/0062740 A1	3/2008 Baek et a		2010/0193762 A1		Hsieh et al.
2008/0073635 A1	3/2008 Kiyotosh		2010/0195371 A1 2010/0232200 A1		Ohba et al. Shepard
2008/0078985 A1 2008/0080229 A1	4/2008 Meyer et 4/2008 Choi et al		2010/0237442 A1	9/2010	Li et al.
2008/0089105 A1	4/2008 Ro et al.		2010/0243983 A1* 2010/0258782 A1*		Chiang et al
2008/0093591 A1 2008/0099753 A1	4/2008 Khang et 5/2008 Song et a		2010/0258782 A1 2010/0259960 A1		Samachisa
2008/0102278 A1	5/2008 Kreupl et		2010/0259961 A1		Fasoli et al.
2008/0105862 A1	5/2008 Lung et a		2010/0259962 A1 2011/0059576 A1		Yan et al. Cho et al.
2008/0106925 A1* 2008/0123390 A1	5/2008 Paz de Ai 5/2008 Kim et al	raujo et al 365/148	2011/0039370 A1 2011/0128775 A1		Maejima et al.
2008/0157257 A1	7/2008 Bertin et	al.	2011/0171836 A1	7/2011	Xia
2008/0175031 A1	7/2008 Park et al		2011/0193044 A1		Sandhu et al. Murooka
2008/0175032 A1 2008/0185571 A1	7/2008 Tanaka et 8/2008 Happ et a		2011/0205783 A1 2011/0249486 A1		Azuma et al.
2008/0185687 A1	8/2008 Hong et a		2011/0261606 A1	10/2011	Sandhu et al.
2008/0212361 A1	9/2008 Bertin et		2011/0261607 A1		Tang et al.
2008/0232160 A1 2008/0247219 A1	9/2008 Gopalakr 10/2008 Choi et al		2011/0309322 A1 2012/0119180 A1	12/2011 5/2012	Hwang Koo et al.

(56)	Refer	ences Cited	WO PCT/US2011/059095 5/2012
,		T DOCUMENTS	WO PCT/US12/021168 7/2012 WO PCT/US2011/066770 9/2012
20	12/0140542 A1 6/201	2 Liu	WO PCT/US11/035601 12/2012 WO WO 8/2013
		2 Scheuerlein	PCT/US2012/021168
		2 Sills et al.	OTHER PUBLICATIONS
20	12/0187363 A1 7/201	2 Liu et al.	OTHER FODERCATIONS
		2 Sasago et al.	U.S. Appl. No. 12/765,598, filed Apr. 22, 2010, Sandhu et al.
		13 Liu	U.S. Appl. No. 12/959,015, filed Dec. 2, 2010, Liu.
20.	14/0247640 A1 9/201	4 Liu	U.S. Appl. No. 12/979,189, filed Dec. 27, 2010, Sills et al.
	FOREIGN PAT	ENT DOCUMENTS	U.S. Appl. No. 13/010,048, filed Jan. 20, 2011, Liu et al.
	TORESTOTIS	EIVI BOCOMEIVIB	U.S. Appl. No. 12/014,232, filed Jan. 15, 2008, Liu.
CN	1459792	12/2003	U.S. Appl. No. 12/099,267, filed Apr. 8, 2008, Smythe et al. U.S. Appl. No. 12/114,096, filed May 2, 2008, Srinivasan et al.
CN CN	1624803 101005113	6/2005 12/2006	U.S. Appl. No. 12/141,388, filed Jun. 18, 2008, Liu et al.
CN	101053113	4/2007	U.S. Appl. No. 12/141,559, filed Jun. 18, 2008, Sandhu et al.
CN	101034732	9/2007	U.S. Appl. No. 12/166,604, filed Jul. 2, 2008, Sinha et al.
CN CN	101256831	9/2008 1/2009	U.S. Appl. No. 12/765,606, filed Apr. 22, 2010, Tang et al.
CN	101350360 101546602	9/2009	Back et al., "Multi-Layer cross-point Binary Oxide resistive Memory
CN	101840995	9/2010	(OXRRAM) for Post-NAND Storage Application", IEEE, 2005.
CN	200880124714	7/2012	Bedeschi et al., "A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage", IEEE, vol. 44, No. 1, Jan. 2009, pp.
CN CN	201180027954 201180065042	5/2014 5/2015	217-227.
CN	2011800578660	11/2015	Chen et al., "Non-Volatile Resistive Switching for Advanced
EP	GB 1266513	3/1972	Memory Applications", IEEE, 2005, 4 pages.
EP EP	1796103 11796103	9/2006 9/2006	Chen et al., Peroskite RRAM Devices with Metal/Insulator/PCMO/
EP	11792836	12/2013	Metal Heterostructures, 2005; pp. 125-128.
EP	11845727.4	11/2014	Choi et al., "Defect Structure and Electrical Properties of single-
EP EP	11834802 14171745	3/2015 3/2015	Crystal Ba0.03SR0.97TiO3", J. Am Ceram. Soc., 71, [4], pp. 201-205, 1988.
JP	2005175457	6/2005	Courtade et al., "Microsturcture and resistance switching in NiO
JР	2005-353779	12/2005	binary oxide films obtained from Ni oxidation", IEEE, 2006, pp.
JP JP	2006032729 2006040981	2/2006 2/2006	94-99.
JР	2006074028	3/2006	Higaki et al., "Effects of Gas Phase Absorption into Si Substrates on
JР	2006121044	5/2006	Plasma doping Process" A208.
JP JP	2008-135744 2008-192995	6/2008 8/2008	Ho et al., "A Highly Reliable Self-=Aligned Graded Oxide WOx Resistance Memory: Conduction Mechanisms and Reliability", 2007
JР	2009-081251	4/2009	Symposium on VLSI Technology Digest of Technical Papers, pp.
JP	2009-163867	7/2009	228-229.
JP JP	2009-267411 2010-009669	11/2009 1/2010	Hosoi et al., "High Speed Unipolar Switching Resistance RAM
JР	2010-010688	1/2010	(RRAM) Technology", Advanced Materials Res. Lab, Japan; Corre-
JР	2010-192569	9/2010	lated Electron Res. Center (CERC), Japan; Nanotechnology Res. Inst. (NRI), Japan, Dec. 2006; 4 pp.
JP JP	2010-192646 2010-232214	9/2010 10/2010	Hudgens et al., "Overview of Phase-Change Chalcogenide Nonvola-
JР	2010-263211	11/2010	tile Memory Technology", MRS Bulletin, Nov. 2004, pp. 829-832.
KR	2003-0048421	6/2003	Ignatiev et al., "Resistance Non-volatile Memory-RRAM", Mater.
KR KR	2005-0008353 1020060087882	1/2005 8/2006	Res. Soc. Symp. Proc., vol. 997, 2007, Materials Research Society, 9
KR	10-0751736	8/2007	pages. Karg et al., "Nanoscale REsistive Memory Device using SrRiO3
KR	20070111840	11/2007	Films", IEEE, 2007, pp. 68-70.
KR KR	20070118865 20090109804	12/2007 10/2009	Kau et al., "A Stackable cross point phase change memory", IEEE,
KR	20100078808	7/2010	2009, pp. 27.1.1-27.1.4.
KR	20100083402	7/2010	Komori et al., Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high
TW TW	097147549 100119681	5/2013 8/2013	density storage device; Dec. 2008; pp. 851-854.
TW	100142963	8/2014	Kooij et al., "Photoselective Metal Deposition on Amorphous Silicon
TW	101102280	8/2014	p-i-n Solar Cells", Electrochemical Society Letters, Journal of Elec-
WO WO	WO 2006/003620 WO 2008/029446	1/2006 3/2008	trochemical Society vol. 44, No. 10, Oct. 1997, pp. L271-L272.
	PCT/US2008/084422	3/2008	Kozicki et al., "Non-Volatile Memory Based on Solid Electrolytes",
WO	WO 2009/127187	10/2009	Center for Solid States Electronics Research, Arizona State University, Nov. 2004; 8 pp.
WO WO	WO 2010/068221	6/2010 7/2010	Kozicki, "Memory Devices Based on Solid Electrolytes", Mater.
WO	2010/082922 WO 2010/082923	7/2010	Res. Soc. Symp. Proc., vol. 997, 2007, Materials Research Society,
WO	WO 2010/082928	7/2010	10 pages.
WO	WO 2010/085241	7/2010	Lee et al., "2-stack 1D-1R Cross-Point with Oxide Diodes as Switch Elements for High Density Resistance RAM Applications", IEEE,
WO WO	WO 2010/087854 WO 2010/101340	8/2010 9/2010	2007, pp. 771-774.
wo	WO 2010/101340 WO 2010/117911	10/2010	Lee et al., "Resistance Switching of Al doped ZnO for Non-Volatile
	PCT/US2011/035601	11/2011	Memory Applications", Dept. of Materials Science and Engineering,
WO	PCT/US2011/051785	4/2012	Gwangju Institute of Science and Technology, 2 pages.

(56)References Cited

OTHER PUBLICATIONS

Lin et al., "Effect of Top Electrode Material on Resistive Switching Properties of ZrO2 Film Memory Devices", IEEE, May 2007, vol. 28, No. 5, pp. 366-368.

Meyer et al., "Oxide Dual-Layer Memory Element for Scalable Non-Volatile Cross-Point Memory Technology", IEEE, 2008, 5 pages. Miyashita et al., "A Novel Bit-Line Process using Poly-Si Masked Dual-Damascene (PMDD) for 0.13 um DRAMs and Beyond", IEEE, 2000, pp. 15.4.1-15.4.4.

Muller et al., "Emerging Non-Volatile Memory Technologies", IEEE, 2003, pp. 37-44.

Oh, "Full Integration of Highly Manufacturable 512Mb PRAM

based on 90nm Technology" 2006, IEEE, 4 pages. Pein et al., "Performance of the 3-D Pencil Flash EPROM Cell and Memory Array", IEEE, 1995, pp. 1982-1991.

Pellizzer et al., "A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications", IEEE, 2006, Symposium on VLSI Technology Digest of Technical Papers, 2 pages.

Pirovano et al., "Self-Aligned u Trench Phase-Change Memory Cell Architecture for 90nm Technology and Beyond", IEEE, 2007, pp. 222-225.

Programmable metallization cell, Dec. 11, 2007; http://en.wikipedia. org/wiki/Programmable_metallization_cell on Dec. 13, 2011.

Scheck et al., "Selective Metal Electrodeposition Through Doping Modulation of Semiconductor Surfaces". Applied Physics Letters 86, 2005, 3 pgs.

Website, http://en.wikipedia.org/wiki/Programmable_metallization_cell, 4 pages.


Wuttig, "Towards a Universal Memory?", Nature Materials, vol. 4, Apr. 2005, pp. 265-266.


Xing et al., "Characterization of AlGaN/GaN p-n Diodes with Selectively Regrown n-AlGaN by Metal-Organic Chemical-Vapor Deposition and its Application to GaN-Based Bipolar Transistors", Journal of Allpied Physics 97, 2005, 4 pgs.


Yih et al., "SiC/Si Heterojunction Diodes Fabricated by Self-Selective and by Blanket Rapid Thermal Chemical Vapor Deposition", IEEE vol. 41 No. 3, Mar. 1994, pp. 281-287.


Yoon et al., "Vertical Cross-Point Resistance Change Memory for Ultra-High Density Non-volatile Memory Applications", 2009 Symposium on VLSI Technology Digest of Technical Papers, pp. 26-27. Yu et al., "Structure Effects on Resistive Switching of Al/TiOx/A1 Devices for RRAM Applications", IEEE, 2008, pp. 331-333.


* cited by examiner

























Aug. 23, 2016































MEMORY CELLS, METHODS OF FORMING MEMORY CELLS, AND METHODS OF PROGRAMMING MEMORY CELLS

RELATED PATENT DATA

This patent resulted from a divisional of U.S. patent application Ser. No. 14/173,096, which was filed Feb. 5, 2014, and which is hereby incorporated herein by reference; which resulted from a divisional of U.S. patent application Ser. No. 13/919,677, which was filed Jun. 17, 2013, which issued as U.S. Pat. No. 8,681,531, and which is hereby incorporated herein by reference; which resulted from a divisional of U.S. patent application Ser. No. 13/034,031, which was filed Feb. 24, 2011, which issued as U.S. Pat. No. 8,488,365, and which 15 is hereby incorporated herein by reference.

TECHNICAL FIELD

methods of programming memory cells.

BACKGROUND

Memory is one type of integrated circuitry, and is used in 25 computer systems for storing data. Integrated memory is usually fabricated in one or more arrays of individual memory cells. The memory cells may be volatile, semi-volatile, or nonvolatile. Nonvolatile memory cells can store data for extended periods of time, and in some instances can store data 30 in the absence of power. Volatile memory dissipates and is therefore refreshed/rewritten to maintain data storage.

The memory cells are configured to retain or store memory in at least two different selectable states. In a binary system, the states are considered as either a "0" or a "1". In other 35 systems, at least some individual memory cells may be configured to store more than two levels or states of information.

There is a continuing effort to produce smaller and denser integrated circuits. The smallest and simplest memory cell will likely be comprised of two electrically conductive elec- 40 trodes having a programmable material received between them. Such memory cells may be referred to as cross-point memory cells.

Programmable materials suitable for utilization in crosspoint memory will have two or more selectable and electri- 45 cally differentiable memory states. The multiple selectable memory states can enable storing of information by an individual memory cell. The reading of the cell comprises determination of which of the memory states the programmable material is in, and the writing of information to the cell 50 comprises placing the programmable material in a predetermined memory state. Some programmable materials retain a memory state in the absence of refresh, and thus may be incorporated into nonvolatile memory cells.

Significant interest is presently being directed toward pro- 55 grammable materials that utilize ions as mobile charge carriers. The programmable materials may be converted from one memory state to another by moving the mobile charge carriers therein to alter a distribution of charge density within the programmable materials. Memory devices that utilize migra- 60 tion of mobile charge carriers to transition from one memory state to another are sometimes referred to as Resistive Random Access Memory (RRAM) cells.

A difficulty in utilizing memory cells that simply consist of programmable material received between a pair of electrodes 65 (i.e., cross-point memory cells) is that there can be substantial leakage of current through the devices, and such may

2

adversely lead to errors during retrieval of stored data from a memory array. Accordingly, diodes or other select devices are commonly paired with the memory cells to assist in control of current through the memory cells. The select devices consume valuable space, and accordingly it would be desirable to develop memory cells which could perform suitably without adjacent select devices.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1-3 are graphical, diagrammatic illustrations of the effect of ion concentration on the conductivity type of some materials.

FIG. 4 shows diagrammatic views of an example embodiment memory cell in a first memory state (a "RESET" state) and a second memory state (a "SET" state), with such memory states being shown to be interchangeable through application of electric field (EF).

FIG. 5 is a graphical illustration of an example curve of Memory cells, methods of forming memory cells, and 20 current (I) versus voltage (V) characteristics for the memory cell of FIG. 4.

> FIG. 6 is a schematic illustration of an example circuit layout that may be utilized for an array of memory cells having characteristics of the FIG. 4 memory cell.

> FIG. 7 shows diagrammatic views of another example embodiment memory cell in a first memory state (a "RESET" state) and a second memory state (a "SET" state), with such memory states being shown to be interchangeable through application of electric field (EF).

> FIG. 8 is a graphical illustration of an example curve of current (I) versus voltage (V) characteristics for the memory cell of FIG. 7.

> FIG. 9 shows diagrammatic views of another example embodiment memory cell in a first memory state (a "RESET" state) and a second memory state (a "SET" state), with such memory states being shown to be interchangeable through application of electric field (EF).

> FIG. 10 is a graphical illustration of an example curve of current (I) versus voltage (V) characteristics for the memory cell of FIG. 9.

> FIG. 11 shows diagrammatic views of another example embodiment memory cell in a first memory state (a "RESET" state) and a second memory state (a "SET" state), with such memory states being shown to be interchangeable through application of electric field (EF).

> FIG. 12 is a diagrammatic view of another example embodiment memory cell.

> FIG. 13 shows diagrammatic views of another example embodiment memory cell in a first memory state (a "RESET" state) and a second memory state (a "SET" state), with such memory states being shown to be interchangeable through application of electric field (EF).

> FIG. 14 shows diagrammatic views of another example embodiment memory cell in a first memory state (a "RESET" state) and a second memory state (a "SET" state), with such memory states being shown to be interchangeable through application of electric field (EF).

> FIGS. 15-19 show diagrammatic cross-sectional views of a portion of a semiconductor construction at various stages of an example embodiment process for fabricating a memory array.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

In some embodiments, the invention includes memory cells which are programmed by altering a concentration of

ions within at least one region of a programmable material. The memory cells may be further configured so that a pn diode forms within the programmable material simultaneously with a transition of the programmable material into a high-conductivity (i.e., low-resistance) memory state. Accordingly, the memory cells may have a pn diode intrinsically formed within a programmable material as the programmable material transitions into a high-conductivity memory

As discussed above in the "Background" section of this disclosure, a problem associated with prior art cross-point memory architectures can be that such architectures have select devices external of the memory cells, and paired with each of the memory cells, which increases the space consumed by such architectures. In contrast, some embodiments of the present invention may have a diode intrinsically formed within the programmable material, and may utilize such diode in place of the conventional select devices that would otherwise be formed externally of the memory cell. Such may enable higher integration density to be achieved than is achieved with prior art memory cells.

Some systems are known in which ions may be utilized to induce a conductivity type (specifically, n-type or p-type). FIG. 1 graphically illustrates a system in which a conductivity 25 type is influenced by the concentration of ions (represented as [I]). Specifically, at some ion concentrations the system is in a regime 10 having n-type characteristics, and at other ion concentrations the system is in a regime 14 having p-type characteristics. An intermediate regime 12 is between the 30 regimes 10 and 14, and in such intermediate regime the system may have characteristics which are indeterminate relative to n-type and p-type, or may have other electrical characteristics (such as electrically insulative characteristics), depending on the system.

The system of FIG. 1 is also shown comprising a regime 9 in which the concentration of ions is less than that suitable to induce n-type characteristics, as well as a regime 15 in which the concentration of ions is greater than that which induces p-type characteristics. Either of the regimes 9 and 15 may 40 have conventional electrically insulative characteristics, or conventional electrically conductive characteristics, depending on the system.

FIG. 2 illustrates the same system as FIG. 1, but shown with an alternative convention relative to that of FIG. 1. 45 Specifically, FIG. 2 shows the conductivity type of the system being influenced by the concentration of ion vacancies (represented as $[V_1]$). The concentration of ion vacancies may be roughly inverse to the concentration of ions. Accordingly, FIG. 2 shows the same regions 9, 10, 12, 14 and 15 as FIG. 1, 50 but shows such regions having an inverse relationship relative to the relationship illustrated in FIG. 1. The "vacancies" are typically not empty spaces, but rather are regions where ions could be present, and are not. Such regions may have any of numerous configurations, but are real physical moieties that 55 can have measurable mobility within a system.

A distribution of ions within a material may be described as either the concentration of the ions themselves, or as the concentration of vacancies of the ions. The vacancies will typically have an opposite charge to the ions themselves. In 60 some contexts it is conventional to refer to positively-charged species in a system. In such contexts, it will be the charge which will determine whether a system is described in terms of vacancy concentration or ion concentration. For instance, since oxygen-containing ions typically have a negative 65 charge, it may be preferred to describe the charged species of an oxygen-based system as vacancies in some contexts.

4

Although the concentration of ion vacancies is sometimes considered as the inverse of the concentrations of ions, there may not be a simple correlation between the concentration of ions and the concentration of ion vacancies in some systems. For instance, there may be differences between ion mobility and ion vacancy mobility which leads to faster accumulation of either ions or vacancies, and thus leads to imbalance between a rate of change in ion concentration relative to a rate of change of ion vacancy concentration. Accordingly, many of the systems described herein may be considered to utilize alteration of either or both of ion concentration and ion vacancy concentration to achieve desired changes within the systems.

FIG. 3 graphically illustrates an oxygen-based system, or, more specifically, a system in which conductivity type is influenced by a concentration of oxygen-containing ions. The concentration of oxygen atoms is approximated in FIG. 3 by the concentration of oxygen-containing ion vacancies (V_Q) . The system has the same regimes 9, 10, 12, 14 and 15 discussed above with reference to FIGS. 1 and 2. The system of FIG. 3 may contain oxygen ions distributed within a composition that comprises oxygen in combination with one or more of praseodymium, barium, calcium, manganese, strontium, titanium, iron, cesium and lead. For instance, the composition may comprise one or more of PrCaMnO, BaSrTiO, SrTiO, SrCeFeO, and PbO, where such compositions are shown in terms of the elements contained therein, rather than in terms of a specific stoichiometry. In some embodiments, the composition shown as PrCaMnO may correspond to Pr_(1-x) Ca_xMnO₃, where x is any number greater than 0 and less than 1.

Oxygen-based systems may be highly sensitive to the concentration of oxygen-containing ions (and/or to the concentration of vacancies of oxygen-containing ions). For instance, a change in the concentration of oxygen ions of about 10 parts per million may shift SrTiO from the regime 10 having n-type characteristics to the regime 14 having p-type characteristics.

The oxygen-based systems represented by FIG. 3 may be considered to correspond to valence change material systems. Specifically, the systems comprise materials having one or more elements with multiple stable valence states (for instance, titanium, iron, manganese, etc.). Valence change systems are example systems that may be utilized in some embodiments. Valance change systems may comprise mobile ions, and/or mobile ion vacancies, that can be moved within the systems to alter ion and ion vacancy concentrations throughout the systems. Mobile ions and mobile ion vacancies may or may not coexist in a single system, depending on the system. Thus, one or both of the mobile species corresponding to mobile ions and mobile ion vacancies may be utilized to alter ion concentration, and/or ion vacancy concentration, within a given system.

Oxygen-based systems of the type represented in FIG. 3 are examples of the types of systems that may be utilized in various embodiments of the invention. Any suitable systems may be utilized, and other example systems are sulfur-based systems, nitrogen-based systems, etc.

The curves of FIGS. 1-3 are qualitative representations of the relationship between ion concentration (and/or ion vacancy concentration) and conductivity type for various systems. The concept being illustrated is that the conductivity type of some systems may be influenced and changed by an ion concentration (and/or an ion vacancy concentration) within such systems. Actual systems may have a different relationship between the ion concentration (and/or the ion vacancy concentration) and the conductivity type besides the simple linear curves of FIGS. 1-3. However, as long as an ion

concentration (and/or the ion vacancy concentration) within a system can influence and alter the conductivity type of the system, such system may be suitable for incorporation into the programmable material of memory cells in various aspects of the present invention.

FIG. 4 illustrates an example memory cell 20 having a programmable material 22 sandwiched between a pair of electrodes 24 and 26. In some embodiment, the memory cell may be considered to be an example of a bipolar switching RRAM diode cell.

The electrodes 24 and 26 comprise electrically conductive materials 25 and 27, respectively. The materials 25 and 27 may comprise any suitable electrically conductive compositions or combinations of compositions; and in some embodiments may comprise one or more of various metals, metal-containing compositions, and conductively-doped semiconductor materials. The materials 25 and 27 may be compositionally the same as one another in some embodiments, and may be compositionally different from one another in other embodiments.

In some embodiments, the electrode **24** may be part of a first linear segment that extends along a first direction (analogous to a first linear segment described below with reference to FIG. **19**), and the electrode **26** may be part of a second linear segment that extends along a second direction that 25 crosses the first direction (analogous to one of the second linear segments described below with reference to FIG. **19**). The memory cell **20** is formed at a location where the first and second linear segments overlap one another, and comprises the programmable material **22** directly between the first and second linear segments.

The programmable material 22 comprises two regions 30 and 32 which are compositionally different from one another, and which may both have characteristics of the various systems described above with reference to FIGS. 1-3. For 35 instance, the regions 30 and 32 may comprise any of the various oxygen-based systems described with reference to FIG. 3. The compositional difference between regions 30 and 32 may be substantial, such as having a composition of one of the regions comprising one or more elements which are not 40 common to the composition of the other of the regions. Alternatively, the compositional difference between regions 30 and 32 may be subtle, such as having the same mixture of elements within both regions, and having a stoichiometric difference between the regions. In any event, in some embodi-45 ments the difference between regions 30 and 32 is more than a transitory difference, and thus more than a mere difference in the population of ions between the two regions. The interface between the layers 30 and 32 may be abrupt in some embodiments, diffuse in some embodiments, and/or may 50 comprise a gradient in some embodiments. Although regions 30 and 32 are described as being compositionally different than one another, in other embodiments the difference between regions 30 and 32 may be solely due to different concentrations of ions within the regions as induced by a 55 programming operation.

Although the shown programmable material 22 has two different regions, in other embodiments a programmable material may have more than two different regions. If the programmable material has more than two different regions, 60 all of the regions may be compositionally different from one another; or two or more of the regions may be compositionally the same as one another, and spaced from one another by at least one region which is compositionally different from them.

The regions 30 and 32 are shown to be directly against one another. In other embodiments the regions may be spaced

6

from one another by intervening materials or regions. For instance, an embodiment discussed below with reference to FIG. 11 comprises an insulating material between the regions 30 and 32.

The regions 30 and 32 may comprise any suitable thicknesses, and may be about the same thickness as one another (as shown), or may be different thicknesses relative to one another. In some embodiments, each of the regions 30 and 32 may have a thickness of from about 5 nanometers to about 100 nanometers.

In the example embodiment FIG. 4, each of the regions 30 and 32 comprises a system which can be changed from one conductivity type to another by altering a concentration of ions (and/or ion vacancies) within the system. Both systems are influenced by the same ions (and/or ion vacancies), and thus the relative conductivity types of regions 30 and 32 may be tailored by altering the relative concentration of the ions (and/or ion vacancies) within the two regions 30 and 32.

The distribution of the ions and ion vacancies across programmable material 22 is diagrammatically indicated along the sides of the programmable material with arrows 31 and 33. Specifically, arrow 31 indicates that a concentration of ions ([I]) increases along one direction through the programmable material, and arrow 33 indicates that there is an increase in vacancies of the ion ([V₁]) in a direction opposite to the direction of the arrow 31.

The embodiment of FIG. 4 shows the region of programmable material having a high concentration of ions (or alternatively, a low concentration of ion vacancies) being p-type, and shows the region of the programmable material having the low concentration of ions (or alternatively, a high concentration of ion vacancies) being n-type. Such relationship of ion concentration (or ion vacancy concentration) to conductivity type is consistent with the oxygen-based systems described above with reference to FIG. 3. In other embodiments, other systems may be utilized, and the relationship of conductivity to ion concentration (or ion vacancy concentration) may be opposite to that shown in FIG. 4 (e.g., a high ion concentration, or low ion vacancy concentration, may correspond to an n-type region rather than corresponding to the p-type region shown in FIG. 4).

FIG. 4 shows memory cell 20 in two different interchangeable memory states, which are designated as a "RESET" state and a "SET" state. The regions 30 and 32 are of opposite conductivity type relative to one another in both of the "RESET" and "SET" memory states.

The two memory states of FIG. 4 are interchanged with one another by subjecting memory cell 20 to appropriate electric fields. An electric field oriented along a first direction (the field designated as $\mathrm{EF}^{(+)}$ in FIG. 4) may shift the ion distribution (and/or the ion vacancy distribution) within the memory cell to cause the memory cell to transition from the "RESET" state to the "SET" state. An electric field oriented along a second direction opposite to that of the first direction (the field designated as $\mathrm{EF}^{(-)}$ in FIG. 4) may shift the ion distribution (and/or the ion vacancy distribution) within the memory cell to cause the memory cell to transition from the "SET" state to the "RESET" state.

The "RESET" memory state has a pn diode in one orientation, and the "SET" memory state has a pn diode in an opposite orientation relative to that of the "RESET" state. In some embodiments, the regions 30 and 32 may be referred to as first and second regions, and the conductivity types of such regions in the "SET" state may be referred to as first and second conductivity types, respectively; with the first and second conductivity types being opposite to another. In such embodiments, the conductivity type of the first region 30 is

transitioned from the first conductivity type (shown as n-type), to the second conductivity type (shown as p-type) in changing the memory cell from the "SET" state to the "RESET" state; and the conductivity type of the second region 32 is transitioned from the second conductivity type to 5 the first conductivity type in changing the memory cell from the "SET" state to the "RESET" state. It is noted that the pn diodes of the "SET" and "RESET" memory states are formed within the programmable material 22 simultaneously with the programming of the memory cell into such memory states.

The embodiment of FIG. 4 has conductivity types of the first and second regions 30 and 32 of the "SET" state induced by changes in concentrations of ions (and/or by changes in concentrations of ion vacancies) within each of such regions. In other embodiments (for instance, embodiments discussed 15 below with reference to FIGS. 13 and 14), one of the regions of the programmable material may have a static conductivity type (i.e., a conductivity type which is not changed in transitioning between the "RESET" and "SET" memory states). Accordingly, if the programmable material has two regions, it 20 may be only one of such regions that has a conductivity type induced by a change in a concentration of ions (and/or by a change in a concentration of ion vacancies).

In some embodiments, the reading of the memory cell **20** of FIG. **4** comprises determination of the amount of current 25 passed through the memory cell when an electric field is provided across the programmable material. It is noted that the conditions utilized to transition the memory cell from one memory state to another will use some suitable combination of a sufficient magnitude of electric field, coupled with a 30 sufficient duration of time to enable redistribution of ions (and/or ion vacancies) within the programmable material. The conditions utilized during the reading operation may be chosen to have one or both of the magnitude of electric field and the duration of time that the field is applied to be too low 35 to transition the memory cell from one memory state to another.

The electric field utilized to read the memory cell may be applied along a direction which forward biases the pn diode of the "SET" memory state, and reverse biases the pn diode of 40 the "RESET" memory state. Accordingly, memory cells in the "SET" memory state will pass greater current then memory cells in the "RESET" memory state, and thus may be distinguished from the memory cells in the "RESET" memory state.

In the embodiment of FIG. 4, the ions (and/or ion vacancies) utilized for transitioning the memory cell from one state to another may be contained entirely within the programmable material, and diffused from one region to another during the programming of the memory cell. In such embodi- 50 ments, barriers may be provided entirely around the programmable material 22 to trap the ions (and/or the ion vacancies) within the programmable material. In some embodiments, the electrodes 24 and 26 may comprise material which blocks diffusion of ions (and/or ion vacancies) 55 therethrough (i.e., which is impermeable to the ions or ion vacancies), and may be directly against the programmable material. In some embodiments, one or more layers of barrier material (not shown) may be provided between the electrodes and the programmable material, and/or along the sides of the 60 programmable material. Example barrier materials which may be used to block diffusion of oxygen-containing ions are described in U.S. Patent Publication No. 2010/0237442, as well as in U.S. Pat. Nos. 6,524,867, 7,727,908, 7,273,791, 7,393,785, 7,544,987 and 7,560,815. Example electrically 65 conductive materials which may block diffusion of oxygencontaining ions, and which may be utilized in electrodes in

8

some embodiments can include, for example, Al, Ir, Ru, RuTiN, RuTiO, RuO—Ta, CeO—Ta, TaN, etc., where such materials are shown in terms of the elements contained therein, rather than in terms of a specific stoichiometry.

If one or both of the electrodes 24 and 26 is spaced from the programmable material 22 by a barrier material (for instance, an oxygen ion-barrier material and/or an oxygen-ion-vacancy barrier material), the barrier material may be electrically insulative or electrically conductive. If the barrier material is electrically insulative, it may be formed to be thin enough that current can still pass through the barrier material during reading and programming of the memory cell. If the barrier material is electrically conductive, it may be considered to be comprised by the electrode that is directly adjacent to the barrier material.

FIG. 5 shows a "current vs. voltage" curve illustrating performance characteristics of the memory cell 20 of FIG. 4. The curve has four important events which are specifically labeled along such curve.

The event (1) corresponds to an increase in voltage while the memory cell remains in the "RESET" memory state.

The next event (2) corresponds to a transition that occurs when the voltage reaches a level Vset, whereupon the pn diode of the "RESET" memory state is reversed to transition the memory cell into the "SET" memory state. It is noted that the current flow through the "SET" memory state is cut-off (i.e., truncated) at a level 35. Such truncation represents a current cut-off provided for current compliance to protect semiconductor devices. In theory, such cut-off would not exist for an idealized memory device utilized in the absence of other circuitry, but in practice it is generally utilized.

The next event (3) corresponds to a decrease in voltage while the memory device remains in the "SET" memory state. There is a voltage level indicated as Vt1, which is below the level Vset, but at which substantial current flows through the memory cell in the "SET" memory state. Such level may correspond to a suitable voltage level for reading the memory device without inadvertently tripping the device into the "SET" or "RESET" memory state.

The next event (4) corresponds to a transition that occurs when the voltage reaches a level Vreset, whereupon the pn diode of the "SET" memory state is reversed to transition the memory cell into the "RESET" memory state. The current flow through the "RESET" memory state may be cut-off at a level 37 for the current compliance reasons discussed above relative to the cut-off level 35.

The "RESET" memory state of the memory cell **20** of FIG. **4** may be exactly the opposite of the "SET" memory state of such memory cell. Accordingly, reading of the memory cell may comprise utilization of electric field oriented such that the pn diode of the "RESET" is forward biased, while the pn diode of the "SET" state is reverse biased. Such read operation is diagrammatically illustrated in FIG. **5** by indicating a voltage level Vt**2** which could be utilized analogously to the above-discussed voltage level Vt**1**, but which would forward bias the pn diode of the "RESET" memory state.

It can be advantageous that the memory cell **20** of FIG. **4** has the two different and opposite read operations which may be accomplished by either forward biasing the pn diode of the "SET" memory state or the pn diode of the "RESET" memory state. For instance, such can provide additional flexibility for design of read operations to be utilized for ascertaining the memory states of the various memory cells in a memory cell array. However, in some embodiments it is also acceptable to use only one read operation to distinguish the two states.

The memory cell 20 of FIG. 4 has an intrinsic pn diode within the programmable material after the programmable

material is transitioned into a memory state. Such intrinsic diode may eliminate the need for the extrinsic diodes (or other select devices) paired with the cross-point memory cells. FIG. 6 shows a schematic diagram of a portion of a memory array 38. Such memory array comprises a plurality of cross-point 5 memory cells 20a-20i. The memory array also comprises a series of first access lines 40-42 extending along a first direction, and a series of second access lines 43-45 extending along a second direction, and intersecting with the first access lines. The memory cells 20a-20i are provided at locations 10 where the first access lines intersect the second access lines, and thus each memory cell may be uniquely addressed through the combination of a first access line and a second access line.

FIG. 6 shows that voltages of ½ unit, 0 unit and ½ unit, 15 respectively are along the access lines 40, 41 and 42; and that voltages of ½ unit, 1 unit and ½ unit, respectively are along access lines 43, 44 and 45. In the shown configuration, the memory cell **20***e* will experience an electric field of 1 unit, which will be significantly larger than the electric field expe-20 rienced by any of the other memory cells. For instance, memory cells 20a, 20c, 20g and 20i may experience electric fields of about 0 units, while the memory cells 20b, 20d, 20f and 20h may experience electric fields of about $\frac{1}{2}$ unit. Thus, the memory cell **20***e* may be uniquely addressed for program- 25 ming, and similarly may be uniquely addressed for reading. Each of the other of memory cells may be analogously uniquely addressed for programming and reading. The programming voltage utilized for programming the memory cells of FIG. 6 may be, for example, from about 1 volt about 30 4 volts.

FIG. 7 shows an example embodiment memory cell **50**, which is different than the example embodiment memory cell **20** of FIG. **4**. In referring to FIG. **7**, similar numbering will be used as is used above in describing the memory cell of FIG. **4**, 35 where appropriate.

The memory cell 50 has a programmable material 52 sandwiched between the pair of electrodes 24 and 26. The programmable material comprises two regions 60 and 62 which are compositionally different from one another. One or both 40 of the regions may comprise a system which changes conductivity type depending upon the concentration of ions (and/or depending on the concentration of ion vacancies) within such system. For instance, one or both of the regions may comprise a system of any of the types described above with 45 reference to FIGS. 1-3.

The memory cell **50** is shown to have interchangeable "RESET" and "SET" memory states; with such states being interchanged using the electric fields $EF^{(+)}$ and $EF^{(-)}$.

The "SET" memory state is similar to the "SET" memory 50 state of the FIG. 4 memory cell, and accordingly comprises a pn diode within the programmable material 52. Further, the "SET" state of memory cell 50 is shown to have ions (or vacancies) diffused within both of the regions 60 and 62. The arrows 31 and 33 are provided along the memory cell in the 55 "SET" memory state to illustrate that an ion concentration increases along a direction from region 60 to 62, and that an ion vacancy concentration increases along a direction from region 62 to 60. The shown embodiment has a p-type region at high levels of the ion concentration (or alternatively con- 60 sidered, at low levels of the ion vacancy concentration); and has an n-type region at low levels of the ion concentration (or alternatively considered, at high levels of the ion vacancy concentration). In other embodiments, the relative dependence on the ion concentration (or ion vacancy concentration) 65 of the p-type and n-type regions may be reversed—i.e., the n-type region may occur at high concentrations of the ions (or

10

low concentrations of ion vacancies), and the p-type region may occur at low concentrations of the ions (or high concentrations of ion vacancies).

The regions 60 and 62 in the "RESET" memory state of the memory cell are not labeled relative to n-type and p-type. In some embodiments, one or both of the regions 60 and 62 may have electrically insulative properties in the "RESET" memory state. For instance, one or both of the regions 60 and 62 may have ions (or vacancies) diffused therein to a concentration corresponding to the regime 12 of FIGS. 1-3. Such regime is neither n-type nor p-type, and in some embodiments may have characteristics of electrically insulative material. Alternatively, the electrically insulative regime may occur in one or both of the regimes 9 and 15 of FIGS. 1-3 when the ion concentration (or ion vacancy concentration) is outside of appropriate concentrations for the n-type and p-type regimes 10 and 14.

Although neither of the regions 60 and 62 of the "RESET" state is specifically labeled as n-type or p-type, in some embodiments one of the regions may be n-type or p-type, while the other is electrically insulative. For instance, region 60 may be n-type or p-type, while region 62 is electrically insulative; or vice versa.

In an example embodiment in which region 60 is p-type and region 62 is electrically insulative, the transition to the "SET" memory state comprises changing conductivity of both regions. Specifically, region 62 is changed from electrically insulative to p-type, and region 60 is changed from p-type to n-type.

In an example embodiment in which region 60 is n-type and region 62 is electrically insulative, the transition to the "SET" memory state comprises changing conductivity of only region 62. Specifically, region 62 is changed from electrically insulative to p-type, while region 60 remains n-type.

Even though region 60 may remain n-type in both the "RESET" and "SET" memory states of the memory cell, the concentration of ion vacancies within region 60 may increase (and/or the concentration of ions may decrease) in going from the "RESET" memory state to the "SET" memory state. For instance, regions 60 and 62 may comprise different systems, with the system of region 62 needing a higher concentration of ion vacancies (and/or a lower concentration of ions) to transition into a p-type regime than does the region 60. Thus, in the "RESET" memory state the region 60 may be n-type even though it has a significant ion concentration (and/or has a low concentration of ion vacancies). Subsequently, the transition into the "SET" state may comprise diffusion of ions from region 60 into region 62 (and/or diffusion of ion vacancies from region 62 to region 60), and there may be enough ions (and/or ion vacancies) migrating between regions 60 and 62 to convert the system of region 62 into the p-type regime. As another example, regions 62 and 60 may comprise similar systems, but region 62 may be much thinner than region 60. Thus, even though the concentration of ions and/or vacancies within the region 60 is insufficient to achieved the necessary concentration to convert the thick region 60 into the p-type regime in the "RESET" memory state, there are enough ions and/or ion vacancies migrating between the thick region 60 and the thin region 62 during the transition to the "SET" memory state to convert region 62 into the p-type regime. Alternatively, region 60 may be an n-type semiconductor material that is not affected by the ion concentration (or ion vacancy concentration), analogously to constructions discussed below with reference to FIG. 13.

FIG. 8 shows a "current vs. voltage" curve illustrating performance characteristics of the memory cell 50 of FIG. 7. The curve has four important events which are specifically

labeled along such curve, with such events being analogous to the events described above with reference to the "current vs. voltage" curve of FIG. 5.

The event (1) corresponds to an increase in voltage while the memory cell remains in the "RESET" memory state. In 5 the shown embodiment, the programmable material 52 (FIG. 7) has at least one electrically insulative region (i.e., at least one of the regions 60 and 62 of FIG. 7 is electrically insulative in the "RESET" state), and thus no current flows through the memory cell while the cell is in the "RESET" state.

The next event (2) corresponds to a transition that occurs when the voltage reaches a level Vset, whereupon the pn diode of the "SET" memory state is formed. The current flow through the "SET" memory state has the cut-off at level 35 discussed above with reference to FIG. 5.

The next event (3) corresponds to a decrease in voltage while the memory device remains in the "SET" memory state. There is a voltage level indicated as Vt1 analogous to the level Vt1 discussed above with reference to FIG. 5. Such level may correspond to a suitable voltage level for reading the memory 20 device.

The next event (4) corresponds to a transition that occurs when the voltage reaches a level Vreset, whereupon the at least one insulative region is reformed, and current ceases to flow through the memory device.

FIG. 9 shows another example embodiment memory cell 70. The memory cell 70 is equivalent to the memory cell 50 of FIG. 7, but inverted relative to the memory cell of FIG. 7.

The memory cell **70** has the programmable material **52** sandwiched between the pair of electrodes **24** and **26**. The 30 programmable material comprises the two regions **60** and **62** described above.

The memory cell 70 has the interchangeable "RESET" and "SET" memory states described above with reference to FIG. 7. However, the pn diode within the "SET" memory state of 35 FIG. 9 is inverted relative to that of FIG. 7. Arrows 31 and 33 are provided in FIG. 9 along the memory cell in the "SET" memory state to illustrate that an ion concentration increases along a direction from region 62 to 60, and that an ion vacancy concentration increases along a direction from region 60 to 40 62.

Like the embodiment of FIG. 7, neither of the regions 60 and 62 of the "RESET" state of FIG. 9 is specifically labeled as n-type or p-type. In some embodiments both of the regions 60 and 62 may be electrically insulative in the "RESET" state 45 of FIG. 9; and in other embodiments one of the regions may be n-type or p-type, while the other is electrically insulative. For instance, region 60 may be n-type or p-type, while region 62 is electrically insulative.

In an example embodiment in which region **60** is n-type 50 and region **62** is electrically insulative, the transition to the "SET" memory state comprises changing conductivity of both regions. Specifically, region **62** is changed from electrically insulative to n-type, and region **60** is changed from n-type to p-type. Such may comprise diffusing ions (or vacancies) from the insulative region **62** of the "RESET" memory state into the region **60** to transition to the "SET" memory state.

In an example embodiment in which region **60** is p-type and region **62** is electrically insulative, the transition to the 60 "SET" memory state comprises changing conductivity of only the region **62**. Specifically, region **62** is changed from electrically insulative to n-type, while region **60** remains p-type. Such may comprise diffusing ions (or vacancies) between the regions **60** and **62**. The shown configuration is an 65 example configuration in which regions with a relatively high ion concentration (and a relatively low ion vacancy concen-

12

tration) are p-type, and regions with a relatively low ion concentration are n-type (and a relatively high ion vacancy concentration).

FIG. 10 shows a "current vs. voltage" curve illustrating performance characteristics of the memory cell 70 of FIG. 9. The curve has four important events which are specifically labeled along such curve, with such events being analogous to those described above with reference to FIG. 8, but of opposite orientation relative to those of FIG. 8.

The event (1) of FIG. 10 corresponds to a decrease in voltage while the memory cell remains in the "RESET" memory state.

The next event (2) corresponds to a transition that occurs when the voltage reaches a level Vset, whereupon the pn diode of the "SET" memory state is formed.

The next event (3) corresponds to an increase in voltage while the memory device remains in the "SET" memory state. There is a voltage level indicated as Vt1 analogous to the level Vt1 discussed above with reference to FIG. 8, which may correspond to a suitable voltage level for reading the memory device

The next event (4) corresponds to a transition that occurs when the voltage reaches a level Vreset, whereupon the at least one insulative region is reformed, and current ceases to flow through the memory device.

FIG. 11 shows another example embodiment memory cell 80 with interchangeable "RESET" and "SET" memory states. In referring to FIG. 11, similar numbering will be used as is used above in describing the memory cell of FIG. 4, where appropriate.

The memory cell 80 has a programmable material 82 between the pair of electrodes 24 and 26. The programmable material 82 comprises the two regions 30 and 32 described above with reference to the memory cell 20 of FIG. 4. However, the memory cell 80 differs from the memory cell 20 of FIG. 4 in that the memory cell 80 comprises an ion (and/or ion vacancy) reservoir 84 between the regions 30 and 32. The reservoir 84 may comprise electrically conductive material in some embodiments, and may comprise electrically insulative material in some embodiments.

In some embodiments, the ions may be oxygen-containing species, and accordingly the reservoir may be a material which contains an excess of oxygen-containing species in at least one of the memory states. For instance, the reservoir may be an insulative material comprising oxygen-enriched oxide (such as silicon oxide, aluminum oxide, etc.) in at least one of the memory states. The reservoir may be permeable to the ions (and/or to the ion vacancies) in some embodiments.

The ion (and/or ion vacancy) reservoir may be kept very thin so that it does not substantially interfere with current flow through the programmable material in the "SET" memory state, and in example embodiments may have a thickness of less than or equal to about 50 angstroms, less than or equal to about 20 angstroms, or any other suitable thickness.

The reservoir may act as a source of ions (and/or ion vacancies) for altering one or both of ion density and ion vacancy density in one of the regions of the programmable material during a transition from the "RESET" memory state to the "SET" memory state, or vice versa; and/or may act as a sink for excess ions, or ion vacancies, during transitioning from one memory state to the other. In some embodiments, the reservoir may facilitate movement of ions (and/or ion vacancies), which may facilitate rapid switching from one memory state to another, and may thus improve one or both of reading speed and writing speed.

The reservoir 84 may be placed in any suitable location within the programmable material, and in some embodiments

there may be more than one reservoir of ions (and/or ion vacancies) provided within the programmable material. In the shown embodiment, the reservoir 84 is between the regions 30 and 32, and directly against both of such regions. In other embodiments, the reservoir may be placed in other locations.

FIG. 12 illustrates example embodiment memory cell 80a analogous to the memory cell 80 of FIG. 11, but comprising the reservoir **84** along a top of the programmable material, rather than in a middle of the programmable material; and specifically directly between the region 32 and the top electrode 26. As noted above, in some embodiments the reservoir 84 may correspond to an electrically conductive material. Accordingly, in some embodiments the memory cell of FIG. 12 may be considered to comprise an electrically conductive 15 material 84 directly between the top electrode 26 and the top region 32 of the programmable material.

FIG. 13 shows another example embodiment memory cell 90 with interchangeable "RESET" and "SET" memory states. In referring to FIG. 13, similar numbering will be used 20 100 with interchangeable "RESET" and "SET" memory as is used above in describing the memory cell of FIG. 4, where appropriate.

The memory cell 90 has a programmable material 92 between the pair of electrodes 24 and 26. The programmable material comprises two regions 94 and 96 which are compo- 25 between the pair of electrodes 24 and 26. The programmable sitionally different from one another. The region 94 comprises p-type doped semiconductor material (for instance, p-type doped silicon) while the region 96 comprises a system which changes conductivity type depending upon the concentration of ions, or ion-vacancies, within such system. For 30 instance, the region 96 may comprise a system of any of the types described above with reference to FIGS. 1-3. The conductivity of the doped semiconductor material of region 94 does not change in transitioning between the "RESET" memory state and the "SET" memory state, and in the shown 35 embodiment remains p-type in both memory states.

The region **96** is shown to have n-type conductivity in the "SET" memory state, so that regions 94 and 96 together form a pn diode in the "SET" memory state.

The region **96** may have electrically insulative properties in 40 the "RESET" state, and an electric field which forward biases the pn diode of the "SET" may be utilized to distinguish the "RESET" memory state from the "SET" memory state.

In the shown embodiment, ions (or vacancies) within programmable material 92 are only within the region 96 in both 45 the "RESET" and "SET" memory states (as indicted by the concentration of ions ([I]) being shown only within the region 96 in FIG. 13). Accordingly, region 94 of the programmable material does not act as a reservoir of ions or vacancies during the transition between the "RESET" and "SET" memory 50 states. Rather, electrode 26 may be configured to be permeable to the ions (and/or vacancies), so that ions (and/or vacancies) may pass through such electrode during transitioning between the "RESET" memory state and the "SET" memory state. Any suitable electrically conductive material permeable 55 to the ions and/or vacancies may be utilized for the electrode 26. Example materials which are permeable to oxygen-containing ions may include Pt and/or materials described in U.S. Pat. No. 7,273,791.

The region 96 has a first concentration of ions and/or 60 vacancies, shown as [I]1, in the "RESET" memory state; and a second concentration of ions and/or vacancies, shown as [I]₂, in the "SET" memory state. The second concentration of ions and/or vacancies is different than the first concentration, and such difference leads to the change in conductivity of the 65 region 96 in transitioning from the "RESET" memory state to the "SET" memory state. In some embodiments the concen14

tration [I], may be about 0 ions per unit volume, and in other embodiments it may be larger than 0 ions per unit volume.

Although the upper region 96 is shown to be the region which is altered in response to concentration of ions and vacancies in the embodiment of FIG. 13, in other embodiments it may be the lower region 94 which is altered while the upper region 96 is the conductively-doped semiconductor material. Also, although the p-type doped region of the memory cell is shown to be the region corresponding to doped semiconductor material, in other embodiments it may be the n-type region which corresponds to doped semiconductor material. For instance, an embodiment analogous to that of FIG. 13 has region 96 corresponding to n-type doped semiconductor material, and region 94 corresponding to a system which is in an insulative regime in the "RESET" memory state, and then transitions to the p-type regime in the "SET" memory state due to migration of ions (and/or vacancies) from or to such system.

FIG. 14 shows another example embodiment memory cell states. In referring to FIG. 14, similar numbering will be used as is used above in describing the memory cell of FIG. 4, where appropriate.

The memory cell 100 has a programmable material 102 material comprises two regions 104 and 108 which are compositionally different from one another. The region 104 comprises p-type doped semiconductor material (for instance, p-type doped silicon) while the region 108 comprises a system which changes conductivity type depending upon the concentration of ions and/or vacancies within such system. For instance, the region 108 may comprise a system of any of the types described above with reference to FIGS. 1-3. The conductivity of the doped semiconductor material of region 104 does not change in transitioning between the "RESET" memory state and the "SET" memory state, and in the shown embodiment remains p-type in both memory states.

The memory cell 100 may be fabricated with any suitable methodology. For instance, the construction may be fabricated by providing the material 108 over region 104. The region 106 may be formed during switching from the "RESET" to "SET" state—as a push (or growth) of a conductive filament through the material 108, and may be removed during switching from the "SET" to "RESET" state by dissolving the conductive filament.

The region 108 has a first concentration of ions and/or ion-vacancies (shown as [I]₁) in the "RESET" memory state, and the region 106 has a second concentration of ions and/or ion-vacancies (shown as [I]₂) in the "SET" memory state. The second concentration is different than the first concentration, and such difference leads to formation of the filamentous region 106 in transitioning from the "RESET" memory state to the "SET" memory state. In some embodiments, the concentration [I]₁ may be about 0 ions per unit volume, and in other embodiments it may be larger than 0 ions per unit volume.

The memory cell 100 may be operated identically to the memory cell 90 discussed above with reference to FIG. 13. Notably, the filamentous region 106 directly contacts both the p-type region 104 and the upper electrode 26 in the shown embodiment.

The memory cell 100 is an example memory cell having a first conductivity type filament extending between an electrode and a second conductivity type region, and other similar memory cells may be formed in other embodiments. For instance, in some embodiments, the region 104 may be n-type doped semiconductor material, and thus may be statically

n-type in transitioning between the "RESET" memory state and the "SET" memory state. In such embodiments, the filamentous region 106 may be p-type.

Any suitable process may be utilized to form the various memory cells discussed above with reference to FIGS. 1-14. An example process for forming an array of memory cells is described with reference to FIGS. 15-19.

Referring to FIG. 15, a construction 200 is shown to comprise a base 212, an electrically insulative material 214 over the base, and a line 215 of the electrically conductive electrode material 25 over such electrically insulative material.

The base 212 may comprise, consist essentially of, or consist of monocrystalline silicon, and may be referred to as a semiconductor substrate, or as a portion of a semiconductor 15 substrate. The terms "semiconductive substrate," "semiconductor construction" and "semiconductor substrate" mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies 20 comprising other materials), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. Although base 212 is shown to be homog- 25 enous, the base may comprise numerous materials in some embodiments. For instance, base 212 may correspond to a semiconductor substrate containing one or more materials associated with integrated circuit fabrication. In such embodiments, such materials may correspond to one or more 30 of refractory metal materials, barrier materials, diffusion materials, insulator materials, etc.

The electrically insulative material **214** is shown to be spaced from the base **212** by other levels of integrated circuitry. Such levels may include logic, wiring, memory, etc. 35 Alternatively, the electrically insulative material **214** may be directly against an upper surface of semiconductor material (for instance, monocrystalline silicon) of base **212** in some embodiments.

The electrically insulative material **214** may comprise any 40 suitable composition or combination of compositions, and may, for example, comprise one or more of silicon dioxide, silicon nitride, doped silicate glass (e.g., borophosphosilicate glass, phosphosilicate glass, fluorosilicate glass), etc.

The line **215** of the electrode material **25** is shown extend- 45 ing along a direction within the plane of the cross-section of FIG. **15**.

Referring to FIG. 16, regions 320 and 322 of the programmable material 300 are formed over electrode material 25. In some embodiments, a barrier material of the type described 50 above with reference to FIG. 4 (not shown) may be formed over the electrode 25 prior to formation of programmable material 300. The regions 320 and 322 may comprise any suitable materials, including, for example, any of the materials of the regions 30 and 32 of FIG. 4, the regions 60 and 62 55 of FIG. 7, the regions 94 and 96 of FIG. 13, etc. In some embodiments, the regions 320 and 322 may comprise one or more of the oxygen-containing materials of the systems described above with reference to FIG. 3. The regions 320 and **322** may be referred to as a first region and a second region 60 respectively, with the second region being formed over the first region. In some embodiments the first region may ultimately correspond to an n-type doped region of a pn diode formed in the "SET" memory state of a memory cell (such as the memory cell 20 of FIG. 4), and in other embodiments the 65 first region may ultimately correspond to the p-type doped region of such diode. In some embodiments, reservoir mate16

rial analogous to the material **84** of FIGS. **11** and **12** may be incorporated into the programmable material **300**.

Referring to FIG. 17, the programmable material 300 is patterned into a plurality of spaced-apart memory cell features 216-218. Such patterning may comprise formation of a photolithographically-patterned mask (not shown), or any other suitable mask (for instance, a mask formed with pitch-multiplication methodologies), over programmable material 300, followed by a transfer of a pattern from the mask into material 300 with one or more suitable etches, and subsequent removal of the mask to leave the construction shown in FIG. 17.

Referring to FIG. 18, electrically insulative material 220 is formed within the spaces between features 216-218. The electrically insulative material 220 may comprise any suitable composition or combination of compositions, such as, for example, one or more of silicon dioxide, silicon nitride, doped silicate glass, etc.

The electrically insulative material 220 may be formed in the shown configuration by initially forming the electrically insulative material over and between features 216-218, and then removing the electrically insulative from over the features with a suitable planarization methodology (for instance, chemical-mechanical polishing).

Referring to FIG. 19, electrode material 27 is formed over the features 216-218 of programmable material 300, and patterned to form a plurality of lines 231-233. The lines 231-233 extend along a direction orthogonal to the cross-section of FIG. 19, and specifically extend in and out of the page relative to the view of FIG. 19. Accordingly, the lines 231-233 of top electrode material 27 extend substantially orthogonally relative to the line 215 of the bottom electrode material 25.

The top electrode material 27 may be patterned into the lines 231-233 with any suitable processing, including, for example, utilization of a mask (not shown), one or more suitable etches to transfer a pattern from the mask into material 27, and subsequent removal of the mask to leave the construction shown in FIG. 19. In subsequent processing, electrically insulative material (not shown) may be formed over and between the lines 231-233.

In the shown embodiment of FIG. 19, the top electrode material 27 is formed directly against programmable material 300. In other embodiments, one or more barrier materials (not shown) of the type described above with reference to FIG. 4 may be formed between the top electrode material and the programmable material.

The construction of FIG. 19 may correspond to a portion of a memory array. Specifically, the line 215 may be representative of a first series of access lines that extend along a first direction, and the lines 231-233 may be representative of a second series of access lines that extend along a second direction, and which overlap the first series of access lines. Crosspoint memory cells 250a-c (analogous to the cells discussed above with reference to FIG. 6) are formed at locations where the second series of access lines overlap the first series of access lines. Such cross-point memory cells having programmable material 300 directly between the access lines of the first series and the access lines of the second series.

The cross-point memory cells may have intrinsic pn diodes in a "SET" memory state, and may correspond to any of the memory cells described above with reference to FIGS. 4, 7, 9, and 11-14. The pn diode may be oriented with the p-type region as the upper region, or with the n-type region as the upper region. Thus, in some embodiments, the lower region 320 may be n-type in the "SET" memory state, and in other embodiments the upper region 322 may be n-type in the "SET" memory state.

The memory cells discussed above may be incorporated into memory arrays of electronic devices, and such devices may be incorporated into electronic systems. The electronic systems may be used in, for example, memory modules, device drivers, power modules, communication modems, 5 processor modules, and application-specific modules, and may include multilayer, multichip modules. The electronic systems may be any of a broad range of systems, such as, for example, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.

The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications. The description provided herein, and the claims that follow, pertain to any structures that have the 15 described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings, or are rotated relative to such orientation.

The cross-sectional views of the accompanying illustrations only show features within the planes of the cross-sections, and do not show materials behind the planes of the cross-sections in order to simplify the drawings.

When a structure is referred to above as being "on" or "against" another structure, it can be directly on the other structure or intervening structures may also be present. In 25 contrast, when a structure is referred to as being "directly on" or "directly against" another structure, there are no intervening structures present. When a structure is referred to as being "connected" or "coupled" to another structure, it can be directly connected or coupled to the other structure, or intervening structures may be present. In contrast, when a structure is referred to as being "directly connected" or "directly coupled" to another structure, there are no intervening structures present.

In compliance with the statute, the subject matter disclosed 35 herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be 40 afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.

We claim:

1. A method of forming and programming a memory cell, 45 comprising:

forming a first region of a programmable material over and directly against a first access line;

forming a second region of the programmable material over the first region; the first and second regions being 50 compositionally different from one another;

forming a second access line over and directly against the second region;

wherein the programmable material has two distinguishable and interchangeable memory states, with one of the 55 states being a "SET" state and the other being a "RESET" state; the "SET" state passing greater current than the "RESET" state when an electrical field is applied across the programmable material; the "SET" and "RESET" states being interchanged with one 60 another by altering one or both of a concentration of ions and a concentration of ion vacancies in at least one of the first and second regions;

wherein the first region is of a first conductivity type in the "SET" state and the second region is of a second conductivity type in the "SET" state, with the second conductivity type being opposite of the first conductivity

18

type; the first and second regions together comprising a pn diode in the programmable material in the "SET" state: and

altering the ion concentration and/or the ion vacancy concentration in said at least one of the first and second regions to change the programmable material from one memory state to the other.

2. The method of claim 1 wherein the conductive-type state of the first region is n-type in the "SET" state and the conductivity type of the second region is p-type in the "SET" state

3. The method of claim 1 wherein the conductive-type state of the first region is p-type in the "SET" state and the conductivity type of the second region is n-type in the "SET" state

4. The method of claim **1** one of the first and second regions comprises conductively-doped semiconductor material and remains the same conductivity type in both the "SET" and "RESET" states.

5. A method of forming and programming a memory cell, comprising:

forming a first region of a programmable material over and directly against a first access line;

forming a second region of the programmable material over the first region;

forming a second access line over and directly against the second region;

wherein the programmable material has two distinguishable and interchangeable memory states, with one of the memory states being a "SET" state and the other being a "RESET" state; the "SET" state passing greater current than the "RESET" state when an electrical field is applied across the programmable material; the "SET" and "RESET" states being interchanged with one another by altering one or both of a concentration of ions and a concentration of ion vacancies in the second region; to reversibly form a filament across the second region;

wherein the first region is of a first conductivity type in the "SET" state and the filament is of a second conductivity type in the "SET" state, with the second conductivity type being opposite of the first conductivity type; the first and second regions together comprising a pn diode in the programmable material in the "SET" state; and

altering the ion concentration and/or the ion vacancy concentration in the second region to change the programmable material from one memory state to the other.

6. A method of forming and programming a memory cell, comprising:

forming a programmable material over a first access line; the programmable material having a first region and a second region;

forming a second access line over the programmable material:

wherein the programmable material has two distinguishable and interchangeable memory states, with one of the memory states being a "SET" state and the other being a "RESET" state; the "SET" state passing greater current than the "RESET" state when an electrical field is applied across the programmable material; the "SET" and "RESET" states being interchanged with one another by modifying one or both of a concentration of ions and a concentration of ion vacancies in the second region to reversibly alter the second region;

wherein the first region is of a first conductivity type in the "SET" state and at least part of the second region is of a second conductivity type in the "SET" state, with the second conductivity type being opposite of the first con-

ductivity type; the first and second regions together comprising a pn diode in the programmable material in the "SET" state; and

modifying the ion concentration and/or the ion vacancy concentration in the second region to change the programmable material from one memory state to the other.

7. The method of claim 1 wherein the altering alters the

- 7. The method of claim 1 wherein the altering alters the concentration of the ions in at least one of the first and second regions.
- **8**. The method of claim **1** wherein the altering alters the 10 concentration of the ion vacancies in at least one of the first and second regions.

* * * * *